

# STSJ25NF3LL

# N-CHANNEL 30V - 0.0085 Ω - 25A PowerSO-8™ LOW GATE CHARGE STripFET™ II POWER MOSFET

| TYPE        | V <sub>DSS</sub> | R <sub>DS(on)</sub> | I <sub>D</sub> |
|-------------|------------------|---------------------|----------------|
| STSJ25NF3LL | 30 V             | <0.0105 Ω           | 25 A           |


- TYPICAL R<sub>DS</sub>(on) = 0.0085 Ω @ 10V
- TYPICAL Q<sub>q</sub> = 24 nC @ 4.5 V
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- IMPROVED JUNCTION-CASE THERMAL RESISTANCE

#### **DESCRIPTION**


This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size<sup>TM</sup>" strip-based process. This silicon, housed in thermally improved SO-8<sup>TM</sup> package, exhibits optimal on-resistance versus gate charge tradeoff plus lower  $R_{thi-c.}$ 



■ SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY CPU CORE DC/DC CONVERTERS FOR MOBILE PCS



#### INTERNAL SCHEMATIC DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS**

| Symbol              | Parameter  | Value                                     | Unit |
|---------------------|--|---|------|
| V <sub>DS</sub>     | Drain-source Voltage (V <sub>GS</sub> = 0)   | 30  | V    |
| $V_{DGR}$           | Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )                                     | 30  | V    |
| V <sub>GS</sub>     | Gate- source Voltage   | ± 16                                      | V    |
| Ι <sub>D</sub>      | Drain Current (continuous) at T <sub>C</sub> = 25°C (*)                                  | ntinuous) at T <sub>C</sub> = 25°C (*) 25 |      |
| Ι <sub>D</sub>      | Drain Current (continuous) at T <sub>C</sub> = 25°C (#)                                  | 12  | A    |
| ΙD                  | Drain Current (continuous) at T <sub>C</sub> = 100°C                                     | 16  | A    |
| I <sub>DM</sub> (•) | Drain Current (pulsed)   | 100                                       | A    |
| P <sub>tot</sub>    | Total Dissipation at $T_C = 25^{\circ}C$<br>Total Dissipation at $T_C = 25^{\circ}C$ (#) | 70<br>3                                   | W    |

<sup>(•)</sup> Pulse width limited by safe operating area.

<sup>(\*)</sup> Value limited by wires bonding

## THERMAL DATA

| Tj               | Thermal Resistance Junction-case  (*)Thermal Resistance Junction-ambient Maximum Operating Junction Temperature Storage Temperature | Max<br>Max | 1.8<br>42<br>150<br>-55 to 150 | °C/W<br>°C/W<br>°C<br>°C |
|------------------|---|------------|--------------------------------|--------------------------|
| T <sub>stg</sub> | Storage Temperature   |            | -55 to 150                     |                          |

<sup>(\*)</sup> When mounted on FR-4 board with 0.5 in² pad of Cu.

## **ELECTRICAL CHARACTERISTICS** (T<sub>case</sub> = 25 °C unless otherwise specified)

## OFF

| Symbol               | Parameter  | Test Conditions   | Min. | Тур. | Max.    | Unit     |
|----------------------|--|---|------|------|---------|----------|
| V <sub>(BR)DSS</sub> | Drain-source<br>Breakdown Voltage                        | $I_D = 250 \mu A, V_{GS} = 0$                               | 30   |      |         | V        |
| I <sub>DSS</sub>     | Zero Gate Voltage<br>Drain Current (V <sub>GS</sub> = 0) | $V_{DS}$ = Max Rating $V_{DS}$ = Max Rating $T_{C}$ = 125°C |      |      | 1<br>10 | μA<br>μA |
| I <sub>GSS</sub>     | Gate-body Leakage<br>Current (V <sub>DS</sub> = 0)       | V <sub>GS</sub> = ± 16 V                                    |      |      | ±100    | nA       |

#### ON (\*)

| Symbol              | Parameter                            | Test Conditions                                   |  | Min. | Тур.            | Max.            | Unit   |
|---------------------|--------------------------------------|---|--|------|-----------------|-----------------|--------|
| V <sub>GS(th)</sub> | Gate Threshold Voltage               | $V_{DS} = V_{GS}$                                 | I <sub>D</sub> = 250 μA                            | 1    |                 |                 | V      |
| R <sub>DS(on)</sub> | Static Drain-source On<br>Resistance | V <sub>GS</sub> = 10 V<br>V <sub>GS</sub> = 4.5 V | I <sub>D</sub> = 12.5 A<br>I <sub>D</sub> = 12.5 A |      | 0.0085<br>0.011 | 0.0105<br>0.013 | Ω<br>Ω |

#### DYNAMIC

| Symbol   | Parameter   | Test Conditions                              | Min. | Тур.               | Max. | Unit           |
|--|---|--|------|--------------------|------|----------------|
| g <sub>fs</sub> (*)                                      | Forward Transconductance  | $V_{DS}=15 \text{ V}$ $I_{D}=12.5 \text{ A}$ |      | 20                 |      | S              |
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub> | Input Capacitance Output Capacitance Reverse Transfer Capacitance | $V_{DS} = 25V$ , $f = 1 MHz$ , $V_{GS} = 0$  |      | 1650<br>540<br>130 |      | pF<br>pF<br>pF |

## **ELECTRICAL CHARACTERISTICS** (continued)

#### **SWITCHING ON**

| Symbol   | Parameter  | Test Conditions   | Min. | Тур.            | Max. | Unit           |
|--|--|---|------|-----------------|------|----------------|
| t <sub>d(on)</sub><br>t <sub>r</sub>                 | Turn-on Delay Time<br>Rise Time                              | $\begin{aligned} &V_{DD} = 15 \text{ V} & I_D = 12.5 \text{ A} \\ &R_G = 4.7 \Omega & V_{GS} = 4.5 \text{ V} \\ &(\text{Resistive Load, Figure 1}) \end{aligned}$ |      | 23<br>156       |      | ns<br>ns       |
| Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub> | Total Gate Charge<br>Gate-Source Charge<br>Gate-Drain Charge | V <sub>DD</sub> =15V I <sub>D</sub> =25A V <sub>GS</sub> =4.5V (see test circuit, Figure 2)   |      | 24<br>8.5<br>12 | 33   | nC<br>nC<br>nC |

#### **SWITCHING OFF**


| Symbol                                | Parameter                        | Test Conditions  | Min. | Тур.     | Max. | Unit     |
|---------------------------------------|----------------------------------|--|------|----------|------|----------|
| t <sub>d(off)</sub><br>t <sub>f</sub> | Turn-off Delay Time<br>Fall Time | $\begin{aligned} &V_{DD} = 15 \text{ V} & I_D = 12.5 \text{ A} \\ &R_G = 4.7\Omega, &V_{GS} = 4.5 \text{ V} \\ &(\text{Resistive Load, Figure 3}) \end{aligned}$ |      | 27<br>28 |      | ns<br>ns |

#### SOURCE DRAIN DIODE


| Symbol   | Parameter Test Conditions  |  | Min. | Тур.            | Max.      | Unit          |
|--|--|--|------|-----------------|-----------|---------------|
| I <sub>SD</sub><br>I <sub>SDM</sub> (•)                | Source-drain Current<br>Source-drain Current (pulsed)                        |  |      |                 | 25<br>100 | A<br>A        |
| V <sub>SD</sub> (*)                                    | Forward On Voltage   | I <sub>SD</sub> = 25 A V <sub>GS</sub> = 0   |      |                 | 1.2       | V             |
| t <sub>rr</sub><br>Q <sub>rr</sub><br>I <sub>RRM</sub> | Reverse Recovery Time<br>Reverse Recovery Charge<br>Reverse Recovery Current | $\begin{split} I_{SD} = 25 \text{ A} & \text{di/dt} = 100 \text{A/}\mu\text{s} \\ V_{DD} = 25 \text{ V} & T_j = 150 ^{\circ}\text{C} \\ \text{(see test circuit, Figure 3)} \end{split}$ |      | 40<br>50<br>2.5 |           | ns<br>nC<br>A |

<sup>(\*)</sup>Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

## Safe Operating Area




#### Thermal Impedance




<sup>(•)</sup>Pulse width limited by safe operating area.


## **Output Characteristics**




#### Transconductance




Gate Charge vs Gate-source Voltage




#### **Transfer Characteristics**



Static Drain-source On Resistance




Capacitance Variations




47/


#### Normalized Gate Threshold Voltage vs Temperature



#### Source-drain Diode Forward Characteristics



#### Normalized on Resistance vs Temperature



#### Normalized Breakdown Voltage vs Temperature.




Fig. 1: Switching Times Test Circuits For Resistive Load




Fig. 2: Gate Charge test Circuit






Fig. 3: Test Circuit For Diode Recovery Behaviour



# PowerSO-8™ MECHANICAL DATA

| DIM. |      | mm.  |       |        | inch  |       |
|------|------|------|-------|--------|-------|-------|
| DIM. | MIN. | TYP  | MAX.  | MIN.   | TYP.  | MAX.  |
| Α    |      |      | 1.75  |        |       | 0.068 |
| a1   | 0.1  |      | 0.25  | 0.003  |       | 0.009 |
| a2   |      |      | 1.65  |        |       | 0.064 |
| a3   | 0.65 |      | 0.85  | 0.025  |       | 0.033 |
| b    | 0.35 |      | 0.48  | 0.013  |       | 0.018 |
| b1   | 0.19 |      | 0.25  | 0.007  |       | 0.010 |
| С    | 0.25 |      | 0.5   | 0.010  |       | 0.019 |
| c1   |      |      | 45°   | (typ.) |       |       |
| D    | 4.8  |      | 5.0   | 0.188  |       | 0.196 |
| E    | 5.8  |      | 6.2   | 0.228  |       | 0.244 |
| e    |      | 1.27 |       |        | 0.050 |       |
| e3   |      | 3.81 |       |        | 0.150 |       |
| e4   |      | 2.79 |       |        | 0.110 |       |
| F    | 3.8  |      | 4.0   | 0.14   |       | 0.157 |
| L    | 0.4  |      | 1.27  | 0.015  |       | 0.050 |
| М    |      |      | 0.6   |        |       | 0.023 |
| s    |      |      | 8° (r | nax.)  |       | •     |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

® 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com